Purpose

The purpose of this research is to develop a behavioral synthesis system for asynchronous circuits with bundled-data implementation. This system accepts a behavioral description of an application written in C language, a resource library, and a set of design constraints. Then, it synthesizes an RTL model of bundled-data implementation and a script for low-level CAD tool through operation scheduling, resource allocation, and control synthesis.